Image:Logic block pins.gif

From Wikipedia, the free encyclopedia

Image
File history
File links

No higher resolution available.
Logic_block_pins.gif‎ (170 × 154 pixels, file size: 853 B, MIME type: image/gif)

The FPGA logic block consists of a 4-input look-up table (LUT), and a flip flop, as shown below. There is only one output, which can be either the registered or the unregistered LUT output. The logic block has four inputs for the LUT and a clock input. Since the clock is normally routed via a special-purpose dedicated routing network in commercial FPGAs, do NOT route it or include it in your track count results. That is, you can completely ignore the clock net, since it is assumed to be routed on a special global network.

This image is ineligible for copyright and therefore is in the public domain, because it consists entirely of information that is common property and contains no original authorship.

A vector version of this image is also available, and should be used in place of this raster image whenever possible.
Note: this file will not be deleted for this reason, unless it is explicitly nominated for deletion. Deleting this image might break the “attribution path” for the new SVG image, which breaks licenses such as the GFDL.

Image:Logic block pins.gif

Image:Logic_block_pins.svg

For more information about vector graphics, see the articles on vector and raster graphics. There is also information about MediaWiki's support of SVG images.

File history

Click on a date/time to view the file as it appeared at that time.

	Date/Time	Dimensions	User	Comment
current	15:25, 15 May 2005	170×154 (853 B)	Ignaciomella (Talk \| contribs)	(The FPGA logic block consists of a 4-input look-up table (LUT), and a flip flop, as shown below. There is only one output, which can be either the registered or the unregistered LUT output. The logic block has four inputs for the LUT and a clock input. Si)