IBM Rivina
From Wikipedia, the free encyclopedia
| Power Architecture |
|---|
| Historical |
|
POWER • PPC6xx • PowerPC-AS • POWER2 • POWER3 • G4 • POWER4 • Gekko • AIM alliance |
| Current |
|
PowerPC • e200 • e300 • e500 • e600 • PA6T • POWER5 • POWER6 • PPC4xx • PPC750 • PPC970 • CBEA • Xenon • Broadway |
| Future |
| Related Links |
|
RISC • System p • System i • Power.org • PAPR • PReP • CHRP • more... |
Rivina is an experimental 64-bit PowerPC microprocessor built by IBM in 2000. It was the successor to "guTS" (Gigahertz Unit Test Site) and the purpose of both was to build a processor able to reach very high frequencies. They were the first microprocessors to reach and surpass the 1 GHz mark.
The project consisted of less than twenty engineers over a course of two years. The idea was to use aggressive circuit design techniques, a carefully crafted floorplan and microarchitecture while keeping a short six stage pipeline. While guTS only supported a subset of about 100, mainly integer instructions, of the PowerPC instruction set, Rivina used the complete 64-bit PowerPC specification including dual precision floating point and address translation. guTS had a small single cycle 4 kB L1 cache, and Rivina used a two-cycle, two set associative 64 kB cache instead.
The processor comprised over 19 million transistors, manufactured using IBM's CMOS 7S, 0.22 μm copper fabrication process. It was able to reach 1.15 GHz, dissipating 112 W at 101 ℃.
